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• Virtual Ribbon Cable
Replacement
• On-Chip Encode / Decode
• On-Chip State Machine for
Fully Automatic Link
Management
• On-Chip Tx/Rx PLL Provides
Frame Synchronization
• High Speed Serial Rate
150-1500 MBaud
(User Selectable)
• Standard TTL Interface
16, 17, 20, or 21 Bits Wide






• Video, Image Acquisition
• Point to Point Data Links
• Implement SCI-FI Standard
• Implement Serial HIPPI
Specification
From the user’s viewpoint, these
products can be thought of as
providing a “virtual ribbon cable”
interface for the transmission of
data. Parallel data (a frame)
loaded into the Tx (transmitter)
chip is delivered to the Rx
(receiver) chip over a serial
channel, which can be either a
coaxial copper cable or optical
link, and is reconstructed into its
original parallel form.
The chip set hides from the user
all the complexity of encoding,
multiplexing, clock extraction,
demultiplexing and decoding.
Unlike other links, the phase-
locked-loop clock extraction
circuit also transparently provides
for frame synchronization–the
user is not troubled with the
periodic insertion of frame syn-
chronization words. In addition,
the DC balance of the line code is
automatically maintained by the
chip set. Thus, the user can
transmit arbitrary data without
restriction. The Rx chip also
includes a state-machine con-
troller (SMC) that provides a
startup handshake protocol for
the duplex link configuration.
The serial data rate of the Tx/Rx
link is selectable in four ranges
(see tables on page 5), and
extends from 120 Mbits/s up to
1.25 Gbits/s. This translates into
an encoded serial rate of 150-1500
MBaud. The parallel data interface
is 16 or 20 bit TTL, pin selectable. A
flag bit is available and can be used
as an extra 17th or 21st bit under
the user’s control. The flag bit can
also be used as an even or odd
frame indicator for dual-frame
transmission. If not used, the link
performs expanded error detection.
The serial link is synchronous, and
both frame synchronization and bit
synchronization are maintained.
When data is not available to send,
the link maintains synchronization
by transmitting fill frames. Two
(training) fill frames are reserved
for handshaking during link startup.
User control space is also sup-
ported. If Control Available (CAV) is
asserted at the Tx chip, the least
significant 14 or 18 bits of the data
are sent and the Rx Control
Available (CAV) line will indicate




The HDMP-1022 transmitter and
the HDMP-1024 receiver are used
to build a high-speed data link for
point-to-point communication.
The monolithic silicon bipolar
transmitter chip and receiver chip
are each provided in a standard
aluminum M-Quad 80 package.
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3Typical Applications
The HDMP-1022/1024 chipset
was designed for ease of use and
flexibility. This allows the
customer to tailor the use of this
product, through the configura-
tion of the link, based on his
specific system requirements and
application needs. Typical
applications range from backplane
serialization and bus extension to
digital video transmission.
Low latency bus extension of a 16
or 20 bit wide data bus may be
achieved using the standard
duplex configuration (see Figure
1d). In full duplex, the HDMP-
1022/1024 chipset handles all of
the issues of link startup, main-
tenance, and simple error
detection.
If the bus width is 32 or 40 bits
wide, the HDMP-1022/1024
chipset is capable of sending this
data frame as two separate frame
segments with the use of an
external mux and demux as
shown in Figure 1b. In this mode,
called Double Frame Mode, the
FLAG bit is used by the
transmitter and receiver to
indicate the first or second frame
segment (Figure 19). The HDMP-
1022/1024 chipset in Double
Frame Mode may also be
configured in full duplex to
achieve a 32/40 bit wide bus
extension.
For digital video transmission,
simplex links are more common.
The HDMP-1022/1024 chipset
can transmit 16 to 20 bits of
parallel data in standard or
broadcast simplex mode
(Figs. 1a, 1e). Additionally, 32 to
40 bit wide data can be
transmitted over a single line (in
Double Frame Mode) or two
parallel lines, as in Figure 1c.
Figure 1. Various Configurations Using the HDMP-1022/1024.
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4For timing diagrams for the
standard configurations, see the
Appendix section entitled Link
Configuration Examples.
The HDMP-1022/1024 chipset
can support serial transmission
rates from 150 MBd to 1.5 GBd
for each of these configurations.
The chipset requires the user to
input the link data rate by assert-
ing DIV1 and DIV0 accordingly.
To determine the DIV1/DIV0
setting necessary for each
application, refer to the section:





can operate from 150 MBaud to
1500 MBaud. It is divided into
four operating data ranges with
each range selected by setting
DIV1 and DIV0 as shown in the
tables on the following page.
The purpose of the following
example is to help in
understanding and using these
tables. This specific example uses
the table in Figure 3 entitled
“Typical 20-bit Mode Data Rates.”
It is desired to transmit a 20 bit
parallel word operating at 55 MHz
(55 MWord/sec). Both the Tx and
Rx must be set to a range that
covers this word rate. According
to the table entitled “Typical
Operating Rates for 20 Bit Mode”
on the next page, a setting of
DIV1/DIV0 = 0/0 allows a parallel
input word rate of 29.2 to 62.5
MHz . This setting easily
accommodates the required 55
MHz word rate. The user serial
data rate can be calculated as:
Serial
20 bit 55 Mw
Data Rate = (––––––) (––––––)
word sec
= 1100 MBits/sec
The baud rate includes an
additional 4 bits that G-LINK
transmits for link control and
error detection. The serial baud
rate is calculated as:
Serial
24 bits 55 Mw
Baud Rate = (––––––) (––––––)
word sec
= 1320 MBaud
The 55 MHz example is one in
which the parallel word rate
provides only one possible DIV1/
DIV0 setting.
Some applications may have a
parallel word rate that seems to fit
two ranges. As an example, a 35
MHz (35 MWord/s) parallel data
rate falls within two ranges (DIV0/
DIV1 = 0/0 and DIV0/DIV1 = 0/
1) in 20 Bit Mode. Per the table, a
setting of DIV1/DIV0 = 0/1 gives
an upper rate of 37.5 MHz , while
a setting of DIV1/DIV0 = 0/0
gives a lower rate of 29.2 MHz.
These transition data rates are
stated in the tables as typical
values and may vary between
individual parts. Each transmitter/
receiver has continuous band
coverage across its entire 150 to
1500 MBaud range and has
overlap between ranges. In this
example, each transmitter/
receiver will permit a 35 MHz
parallel data rate, but it is
suggested that DIV0 be a jumper
that can be set either to logic ‘1’
(open) or logic ‘0’ (ground). This
allows the design to accommodate
both ranges for maximum flexibil-
ity. This technique is recom-
mended whenever operating near
the maximum and minimum of
two word rate ranges. The above
information also applies to the
HDMP-1022/1024 chipset when
operating in 16 bit mode.
5Figure 3. Typical 20 Bit Mode Data Rates Showing Continuous Range of Operation with Band Overlap.
Figure 2.  Typical 16-bit Mode Data Rates Showing Continuous Range of Operation with Band Overlap.
HDMP-1022 (Tx), HDMP-1024 (Rx)
Typical Operating Rates for 16 Bit Mode[1]
Tc = 0°C to +85°C, VCC = 4.5 V to 5.5 V
Parallel Word Rate Serial Data Rate    Serial Baud Rate
(Mword/sec) (Mbit/sec) (MBaud)
DIV1 DIV0 Range Range Range
0 0 35 75 (max) 560 1200 (max) 700 1500 (max)
0 1 17.5 45 280 720 350 900
1 0 8.8 22.5 140 360 175 450
1 1 7.5 (min) 11.25 120 (min) 180 150 (min) 225
Notes:
1. All values are typical unless otherwise noted by (min) or (max). (min) indicates the minimum guaranteed value although typical
values are lower.  (max) indicates the maximum guaranteed value although typical values are higher.
2. All values in this table are expected for a BER less than 10-14.
HDMP-1022 (Tx), HDMP-1024 (Rx)
Typical Operating Rates for 20 Bit Mode[1]
Tc = 0°C to +85°C, VCC = 4.5 V to 5.5 V
 Parallel Word Rate Serial Data Rate    Serial Baud Rate
(Mword/sec) (Mbit/sec) (MBaud/sec)
DIV1 DIV0 Range Range Range
0 0 29.2 62.5 (max) 583 1250 (max) 700 1500 (max)
0 1 14.6 37.5 292 750 350 900
1 0 7.3 18.8 146 375 175 450
1 1 6.3 (min) 9.4 125 (min) 187.5 150 (min) 225
Notes:
1. All values are typical unless otherwise noted by (min) or (max). (min) indicates the minimum guaranteed value although typical
values are lower.  (max) indicates the maximum guaranteed value although typical values are higher.
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6of the frame rate is performed by
the transmitter. The clock
generator section performs the
clock multiplication to the
necessary serial clock rate.
By setting EHCLKSEL high, the
user may provide an external TTL
serial clock at STRBIN. This clock
replaces the internal VCO clock
and is intended for diagnostic
purposes only. This clock is used
directly by the high speed serial
circuitry to output the serial data
at speeds that are not within the
VCO range. This signal is not
characterized.
Control Logic and C-Field
Encoder
The Control Logic is responsible
for determining what information
is serially sent to the output. If
CAV* is low, it sends the data at
D0..D8 and D9..D17 as control
word information regardless of
the state of DAV*. If CAV* is high
and DAV* is low, it sends parallel
HDMP-1022 Tx Block
Diagram
The HDMP-1022 was designed to
accept 16 or 20 bit wide parallel
data (frames) and transmit it over
a high speed serial line. Many of
the link management functions are
integrated into the HDMP-1022,
thereby greatly minimizing the
design effort. The HDMP-1022
performs the following functions:
• Parallel Word Input
• High Speed Clock Multiplication
• Frame Encoding
• Parallel to Serial Multiplexing
PLL/Clock Generator
The Phase Locked Loop and Clock
Generator are responsible for
generating all internal clocks
needed by the transmitter to
perform its functions. These
clocks are based on a supplied
frame clock (STRBIN) and control
signals (M20SEL, MDFSEL,
EHCLKSEL, DIV1, DIV0). In
single frame mode (MDFSEL=0),
STRBIN is expected to be the
incoming frame clock. The PLL/
Clock Generator locks on to this
incoming rate and multiplies the
clock up to the needed high speed
serial clock. Based on M20SEL,
which determines whether the
incoming data frame is 16 or 20
bits wide, the PLL/Clock Gener-
ator multiplies the frame rate
clock by 20 or 24 respectively
(data bits + 4 control bits). DIV1/
DIV0 are set to inform the
transmitter of the frequency range
of the incoming data frames. The
internal frame rate clock is
accessible through STRBOUT Z"d
the high speed serial clock is
accessible through HCLK.
When MDFSEL is set high, the
transmitter is in Double Frame
Mode. Using this option, the user
may send a 32 or 40 bit wide data
frame in two segments while
supplying the original 32 or 40 bit
frame clock at STRBIN.  Doubling












































































7word data at the data inputs. If
neither CAV* nor DAV* is set low,
then the transmitter assumes the
link is not being used. In this
state, the control logic triggers
the Data Encoder to send Fill
Frames to maintain the link DC
balance and allow the receiver to
maintain frequency and phase
lock. The type of fill frames sent
(FF0 or FF1) is determined by the
FF input. In a duplex system, FF
is normally connected to the Rx’s
STAT1 pin.
The C-Field Encoder, based on
the inputs at DAV*, CAV*,
FLAGSEL, and FLAG, supplies
four encoded bits to the frame
mux. This encoded data contains
the master transition (which the
receiver uses for frequency
locking), as well as information
regarding the data type: control,
data, or fill frame. In order for the
FLAG bit to be used as an
additional data bit, FLAGSEL
must be set high for both the Tx
and the Rx.
D-Field Encoder
The D-Field Encoder provides the
remaining parallel word data to
the frame mux. Based on control
signals from the Control Logic,
the D-Field Encoder either
outputs the parallel information at
its data inputs (D0..D19) or the
designated Fill Frame. RST*,
when set low, resets the internal
chip registers.
Frame Mux
The Frame Mux accepts the
output from the C-Field and D-
Field Encoders. The four control
bits are attached to the data bits,
either 16 or 20 data bits based on
the M20SEL input. This parallel
information, now either 20 or 24
bits wide, is multiplexed to a
serial line based on the internal
high speed serial clock.
SIGN
The sign circuitry determines the
cumulative sign of the outgoing
data frame, containing the data
and control bits. This is used by
the accumulator/inverter to
maintain DC balance for the
transmission line.
Accumulator/Invert
The Accumulator/Invert block is
responsible for maintaining the
DC balance of the serial line. It
determines, based on history and
the sign of the current data frame,
whether or not the current frame
should be inverted to bring the
line closer to the desired 50%
duty cycle. INV is set high when
the data frame is inverted.
Output Select
In normal operation, the serial
data stream is placed at DOUT.
By asserting LOOPEN, the user
may also direct the serial data
stream to LOUT, which may be
used for loopback testing. When
LOOPEN is not asserted, LOUT is














































































The HDMP-1024 receiver was
designed to convert a serial data
signal sent from the HDMP-1022
into either 16,17, 20, or 21 bit
wide parallel data. In doing this, it






• Frame Error Detection
• Link State Control
Input Select
The input select block determines
which input line is used. In
normal operation (LOOPEN=0),
DIN is accepted as the input
signal. For improved distance and
BER using coax cable, an input
equalizer may be used by
asserting EQEN. By setting
LOOPEN high, the receiver
accepts LIN as the input signal.
This feature allows for loop back
testing exclusive of the
transmission medium.
Phase/Frequency Detect
This block compares either the
phase or the frequency of the
incoming signal to the internal
serial clock generated from the
Clock Select block. The frequency
detect disable pin (FDIS) is set
high to disable the frequency
detector and enable the phase
detector. See HDMP-1024 (Rx)
Phase Locked Loop for more
details. The output of this block,
PH1, is used by the filter to
determine the control signal for
the VCO.
Filter
This is a loop filter that accepts
the PH1 output from the Phase/
Frequency Detector and converts
it into a control signal for the
VCO. This control signal tells the
VCO whether to increase or
decrease its frequency. The Filter
uses the PH1 input to determine a
proportional signal and an
integral signal. The proportional
signal determines whether the
VCO should increase or decrease
its frequency. The integral signal
filters out the high frequency PH1
signal and stores a historical PH1
output level. The two signals
combined determine the magni-
tude of frequency change of the
VCO.
VCO
This is the Voltage Controlled
Oscillator that is controlled by the
output of the Filter. It outputs a
high speed digital signal to the
Clock Select.
Figure 5. HDMP-1024 Receiver Block Diagram.
9Clock Select
The Clock Select accepts the high
speed digital signal from the VCO
and outputs an internal high
speed serial clock. The VCO
frequency is divided, based on the
DIV1/DIV0 inputs, to the input
signal’s frequency range. The
Clock Select output is an internal
serial clock. It is phase and
frequency locked to the incoming
signal. This internal serial clock is
used by the Input Sampler to
sample the data. It is also used by
the Clock Generator to generate
the recovered frame rate clock.
By setting TCLKSEL high, the
user may input an external serial
clock at TCLK. The Clock Select
accepts this signal and directly
outputs it as the internal serial
clock. TCLKSEL is not
characterized.
Clock Generator
The Clock Generator accepts the
serial clock generated from the
Clock Select and generates the
frame rate clock, based on the
setting of M20SEL. If M20SEL is
asserted, the incoming encoded
data frame is expected to be 24
bits wide (20 data bits and 4
control bits). In this case the
master transition in the control
section of encoded data stream is
expected every 24 bits, and used
to ensure proper frame syn-
chronization of the output frame
clock, STRBOUT.
Input Sampler
The serial input signal is con-
verted into a serial bit stream,
using the extracted internal serial
clock from the Clock Select. This
output is sent to the frame
demux.
Frame Demux
The Frame Demux demultiplexes
the serial bit stream from the
Input Sampler into a 20 or 24 bit
wide parallel data word, based on
the setting of M20SEL. The most
significant 4 bits are sent to the
C-Field Decoder, while the
remaining 16 or 20 bits are sent
to the D-Field Decoder.
C-Field Decoder
The C-Field Decoder accepts the
control information from the
Frame Demux and determines
what kind of frame is being
received and whether or not it has
to be inverted. The control bits
are sent to the State Machine for
error checking. The decoded
information is sent to the D-Field
Decoder. CAV* is set low if the
incoming frame is control data.
When CAV* is low, the state of
DAV* is “don’t care”. DAV* is set
low if the information is data. If
neither DAV* nor CAV* is set low,
then the incoming frame is
expected to be a fill frame. If
FLAGSEL is asserted, the FLAG
bit is restored to its original form.
If FLAGSEL is not asserted, FLAG
is used to differentiate between
the even and odd frames in
Double Frame Mode. For more
information about this, refer to
Double Frame Mode.
D-Field Decoder
The D-Field Decoder accepts the
data field of the incoming data
frame from the Frame Demux.
Based on information from the C-
Field Decoder, which determines
what type of data is being
received, the D-Field Decoder
restores the parallel data back to
its original form.
State Machine
The State Machine is used in full
duplex mode to perform the
functions of link startup, link
maintenance, and error checking.
By setting the SMRST0* and
SMRST1* low, the user can reset
the state machine and initiate link
startup. SMRST1* is usually
connected to the transmitter’s
LOCKED output. STAT1 and
STAT0 denote the current state of
link during startup. ACTIVE is an
input normally driven by the
STAT1 output. This ACTIVE input
is retimed by STRBOUT and
presented to the user as
LINKRDY*. LINKRDY* is an
active low output that indicates
when the link is ready to transmit
data. Refer to The State Machine
Handshake Protocol section on
page 30 for more details.
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HDMP-1022 (Tx) Timing
Figure 6 shows the Tx timing
diagram.  Under normal
operations, the Tx PLL locks an
internally generated clock to the
incoming STRBIN.  The incoming
data, D0-D19, ED, FF, DAV*,
CAV*, and FLAG, are latched by
this internal clock.  For
MDFSEL=0, the input rate of
STRBIN is expected to be the
same as the parallel data rate. For
MDFSEL=1, STRBIN should be
1/2 of the incoming parallel data
rate. The data must be valid for a
set-up time (ts) before it is
sampled and remain valid for a
hold time (th), after it is sampled.
In single frame mode
(MDFSEL=0), ts and th are
referenced to the rising edge of
STRBIN. In double frame mode
(MDFSEL=1), ts and th are
referenced to half the frame
period from the rising or falling
edge of STRBIN plus 4 ns.
STRBOUT appears after this
reference with a delay of ∆Tstrb.
The rate of STRBOUT is always
the same as the word rate of the
incoming data, independent of
MDFSEL.
The start of a frame, D0, in the
high speed serial output occurs
after a delay of td after the rising
edge of the STRBIN.  The typical
value of td is approximately one
clock cycle.
Figure 6. HDMP-1022 (Tx) Timing Diagram.
HDMP-1022 (Tx) Timing Characteristics
Tc = 0°C to +85°C, VCC = 4.5 V to 5.5 V
Symbol Parameter Units Min. Typ. Max.
ts Setup Time, for D0-D19 Relative to Rising Edge of STRBIN, nsec 2.0*
ED, FF, DAV*, CAV* and FLAG
th Hold Time, for  D0-D19 Relative to Rising Edge of STRBIN, nsec 2.0*
ED, FF, DAV*, CAV* and FLAG
∆Tstrb STRBOUT - STRBIN Delay at 64 MHz in 20-bit Mode nsec 4.0
*In double frame mode, due to the internal clock delay, ts and th are referenced to half the frame period plus 4 ns from the rising or



















Figure 7 is the Rx timing diagram
when the internal PLL is locked to
the incoming serial data. The size
of the input data frame can be
either 20 bits or 24 bits,
depending on the setting of
M20SEL. Independent of the
frame size, STBROUT’s falling
edge is aligned to the data frame’s
boundary, while the rising edge is
in the center of the data frame.
The synchronous outputs,
D0-D19, LINKRDY*, DAV*, CAV*,
FF, ERROR, and FLAG, are
updated for every data frame,
with a delay of td1 after the falling
edge of STRBOUT. There is a
latency delay of two frames from
the input of the serial data frame
to the update of the synchronous
outputs.
The state machine outputs,
STAT0, and STAT1, appear with
the falling edge of STRBOUT after
a delay of td2. Referring to Figure
15, if the RESET or ERROR signal
is present, Rx will go into State 0.
After 128 frames, it will go into
State 1. Transitions after that
depend on the training sequence.
Figure 7. HDMP-1024 (Rx) Timing Diagram.
HDMP-1024 (Rx) Timing Characteristics
Tc = 0°C to +85°C, VCC = 4.5 V to 5.5 V
Symbol Parameter Units Min. Typ. Max.
t-valid before Synchronous Output Setup Time at 75 MHz in 16-bit Mode nsec 3.0
t-valid after Synchronous Output Hold Time at 75 MHz in 16-bit Mode nsec 3.0
td1 Synchronous Output Delay Referenced to the Falling Edge nsec 2.0
of STRBOUT. Delay is Measured with Reference to 1.5 V
Logic Threshold
td2 State Machine Output Delay Referenced to the Falling nsec 4.0
Edge of STRBOUT














t-VALID BEFORE t-VALID AFTER
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HDMP-1022 (Tx), HDMP-1024 (Rx)
DC Electrical Specifications
Tc = 0°C to +85°C, VCC = 4.5 V to 5.5 V
Symbol Parameter Units Min. Typ. Max.
VIH,TTL TTL Input High Voltage Level, Guaranteed high signal for V 2.0 VCC
all inputs
VIL,TTL TTL Input Low Voltage Level, Guaranteed low signal for all V 0 0.8
inputs
VOH,TTL TTL Output High Voltage Level, IOH = -400 µA V 2.4 VCC
VOL,TTL TTL Output Low Voltage Level, IOL = 1 mA V 0 0.6
IIH,TTL Input High Current  VIN = VCC µ A 0.004 4 0
IIL,TTL Input Low Current  VIN = 0 Volts µ A 2 9 5 6 0 0
VIP,H50 H50 Input Peak-To-Peak Voltage m V 2 0 0
VOP,BLL BLL Output Peak-To-Peak Voltage, Terminated mV 500
with 50 Ω, ac coupled
ICC,Tx Transmitter VCC Supply Current, with HCLKON off. mA 385 470
Typical at 5 V, 25ºC, maximum at 5 V, 85ºC.
Pattern: 10 pins toggling, 5 pins high, 5 pins low
ICC,Rx Receiver VCC Supply Current, Typical at 5 V, 25ºC, mA 500 600
maximum at 5 V, 85ºC. 10pF loading.
Pattern: 10 pins toggling, 5 pins high, 5 pins low
AC Electrical Specifications
Tc = 25°C, VCC = 4.5 V to 5.5 V
Symbol Parameter Units Min. Typ. Max.
tr,TTLin Input TTL Rise Time, 0.8 to 2.0 Volts nsec 2
tf,TTLin Input TTL Fall Time,  2.0 to 0.8 Volts nsec 2
tr,TTLout Output TTL Rise Time, 0.8 to 2.0 Volts, 10 pF load nsec 1.1 2.4
tf,TTLout Output TTL Fall Time,  2.0 to 0.8 Volts, 10 pF load nsec 1.5 2.4
tr, BLL BLL Rise Time, Terminated with 50 Ω, ac coupled[1] psec 240
tf,BLL BLL Fall Time, Terminated with 50 Ω, ac coupled[1] psec 240
VSWRi,H50 H50 Input VSWR 2:1
VSWRo,BLL BLL Output VSWR 2:1
Note:  1. Rise and fall times are measured from 20% to 80% of the voltage range.
Typical Lock-Up Time
Tc = 25°C, VCC = 4.5 V to 5.5 V
DIV1 DIV0 HDMP-1022, msec HDMP-1024, msec LINK[1], msec
0 0 2.0 2.2 2.5
0 1 3.0 3.2 3.5
1 0 4.5 4.7 5.0
1 1 8.0 11.0 12.0
Note:  1. Measured in Local Loop-Back mode with the state machine engaged and 0 cable length.
Latency
Tc = 25°C, VCC = 4.5 V to 5.5 V
Latency
(Clock
Cycles)   Latency Definition
Tx 1 Delay measured from the rising edge of STRBIN to the first bit D0 in the serial
stream
Rx 2 Delay measured from the input of the data frame to the falling edge of STRBOUT
when the data frame is updated
Link 3 Delay measured from the rising edge of the Tx STRBIN when the data frame is read
to the falling edge of the Rx STRBOUT when the data frame is updated
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HDMP-1022 (Tx), HDMP-1024 (Rx)
Absolute Maximum Ratings
TA = 25°C, except as specified. Operation in excess of any one of these conditions may result in permanent
damage to this device.
Symbol Parameter Units Min. Max.
VCC Supply Voltage V -0.5 7.0
VIN,TTL TTL Input Voltage V -0.7 VCC + 0.5
VIN,BLL H50 Input Voltage V VCC - 2.0 VCC + 0.5
IO,TTL TTL Output Source Current mA +13
Tstg Storage Temperature °C -40 +130
TJ Junction Temperature °C -40 +130
Tmax Maximum Assembly Temperature (for 10 seconds maximum) °C +260
I/O Type Definitions
I/O Type Definition
I-TTL Input TTL. Floats high when left open.
O-TTL Output TTL.
O-BLL 50 Ω matched output driver. Will drive AC coupled 50 Ω loads. All unused
outputs should be AC coupled to a 50 Ω resistor to ground.
I-H50 Input with internal 50 Ω terminations. Input is diode level shifted so that it can swing around
VCC. Can be driven with single-end configuration. Commonly used with input single-end AC
coupling from an O-BLL driver or another 50 Ω source.
C Filter capacitor node.
S Power supply or ground.
T Temperature monitor node.
HDMP-1022 (Tx)
Thermal Characteristics, TA = 25°C, VCC = 5 V
Symbol   Parameter Units Typ.
Θja Thermal Resistance, Junction to Air. Measured in still air with the package °C/Watt 27.5
mounted on a thermal test PCB per JEDEC standard JC -15.1
Θjc Thermal Resistance, Junction to Case. Top center of the package is used as °C/Watt 4.9
the reference point
PD Power Dissipation, VCC = 5 Volts Watt 1.9
HDMP-1024 (Rx)
Thermal Characteristics, TA = 25°C, VCC = 5 V
Symbol   Parameter Units Typ.
Θja Thermal Resistance, Junction to Air. Measured in still air with the package °C/Watt 27.5
mounted on a thermal test PCB per JEDEC standard JC -15.1
Θjc Thermal Resistance, Junction to Case. Top center of the package is used as °C/Watt 4.9
the reference point
PD Power Dissipation, VCC = 5 Volts Watt 2.5
14
Figure 9. HDMP-1024 (Rx) Package Layout, Top View.
Figure 8. HDMP-1022 (Tx) Package Layout, Top View.










NC    2
NC    3
CAP1B    4
GND    5
GND   6
 VCC    7
STRBIN    8
GND    9
HCLKON   10
HCLK   11
HCLK*   12
VCC   13
LOUT   14
LOUT*   15
LOOPEN   16
DOUT   17
DOUT*   18
DIV0   19
DIV1   20
GND   21
GND   22
VCC   23
VCC   24
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40
64   VCC
63   VCC
62   GND
61   GND
60   FLAG
59   D0
58   D1
57   D2
56   D3
55   D4
54   D5
53   D6
52   VCC
51   D7
50   D8
49   D9
48   D10
47   D11
46   D12
45   D13
44   VCC
43   VCC
42   GND
CAP0B    1
NC    2
NC    3
CAP1B    4
VCC    5
DIV0    6
DIV1    7
NC    8
NC    9
TCLKSEL   10
GND   11
TCLK   12
VCC_HS   13
DIN*   14
DIN   15
LOOPEN   16
LIN*   17
LIN   18
EQEN   19
FDIS   20
GND   21
GND   22
VCC   23
VCC   24
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64   VCC
63   VCC
62   GND
61   GNDTTL
60   D7
59   D8
58   D9
57   D10
56   D11
55   D12
54   D13
53   VCCTTL
52   VCCTTL
51   D14
50   D15
49   D16
48   D17
47   D18
46   D19
45   FLAG
44   VCC
43   GND













  Name Pin Type Signal
CAP0B 1 C Loop Filter Capacitor: A loop filter capacitor of 0.1 µF
CAP1B 4 must be connected across the CAP0B and CAP1B inputs to
increase the loop time constant.
CAV* 69 I-TTL Control Word Available Input: This active-low input tells the chip
that the user is requesting a control word be transmitted. This pin
should only be asserted after the user has determined the RFD line is
active for a given frame cycle. When this pin is asserted, the
information on the Data inputs is sent as a control frame. If CAV* and
DAV* are asserted simultaneously, CAV* takes precedence.
D0 59 I-TTL Data Inputs: 20 Bit data is encoded and transmitted when M20SEL
D1 58 is active; otherwise the 16 least significant bits are encoded and
D2 57 transmitted. The encoded bits are transmitted LSB first (e.g.: D0 is

















DAV* 70 I-TTL Data Available Input: This active-low input tells the chip that the
user has valid data to be transmitted. This pin should be asserted only
after the user has determined that the RFD line is active for a given
frame cycle. When this pin is asserted, the information on the Data
and Flag inputs is encoded and sent as a data frame.
DIV0 19 I-TTL VCO Divider Select: These two pins program the VCO divider chain
DIV1 20 to operate at full speed, half speed, quarter speed, or one-eighth speed.
DOUT 17 O-BLL Normal Serial Data Output: Output used when LOOPEN is not
DOUT* 18 active. This output is a special buffer line logic driver, which is a 50 Ω
back-terminated ECL compatible output.
ED 67 I-TTL Enable Data: This signal comes from the Rx chip state machine and
is used to control the RFD output of the Tx chip. The state machine
only allows data to be enabled when both sides of the link have
established stable lock.
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Tx I/O Definition (cont’d.)
  Name Pin Type Signal
EHCLKSEL 78 I-TTL EHCLK Enable: When active, this input causes the STRBIN inputs
to be used for the transmit serial clock, rather than the internal VCO
clock. When the STRBIN is active, it is necessary for the data source to take
its clock from the link rather than the usual operation where the link
phase-locks onto the data source clock.This clock replaces the internal VCO
clock and is intended for diagnostic purposes only.
FF 68 I-TTL Fill Frame Select: When neither CAV* or DAV* is asserted, or when
ED is false, fill frames are automatically transmitted to allow the Rx
chip to maintain lock. The type of fill frame sent is determined by
the state of this pin. FF0s are sent if low, and either FF1a or FF1b is
sent if FF is high. The choice of FF1a and FF1b is determined by the
state of the cumulative line DC balance.
FLAG 60 I-TTL Extra Flag Bit: When FLAGSEL is active, this input is sent as an
extra data bit in addition to the normal Data inputs. When FLAGSEL
is not asserted, this input is ignored and the transmitted Flag bit is
internally alternated to allow the Rx chip to perform enhanced frame
error detection. FLAG is not available as a data bit when a control
word is transmitted.
FLAGSEL 71 I-TTL Flag Bit Mode Select: When this input is high, the extra FLAG bit
input is sent as an extra transparent data bit. Otherwise, the FLAG
input is ignored and the transmitted flag bit is internally alternated
by the transmitter. The Rx chip can provide enhanced frame error
detection by checking for strict alternation of the flag bit during data
frames. The FLAGSEL input on the Rx chip must be set to the same
value as the Tx FLAGSEL input.
GNDTTL 26 S TTL Ground: Normally 0 Volts. Tie to ground.
80












HCLK 11 O-BLL High Speed Clock Monitor: Used to monitor actual clock signal
HCLK* 12 used to transmit the serial data. This signal will either be the divided
VCO output, or the divided EHCLK external clock input, depending
on the value of the EHCLKSEL input.
HCLKON 10 I-TTL HCLK Power-down Control: When this pin is de-asserted, the HCLK,
HCLK* outputs are powered down to reduce power dissipation.
INV 25 O-TTL Invert Signal: A high value of INV implies that the current frame is
being sent inverted to maintain long-term DC balance.
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Tx I/O Definition (cont’d.)
  Name Pin Type Signal
LOCKED 75 O-TTL Loop In-lock Indication: This signal indicates the lock status of the
Tx PLL. A high value indicates lock. This signal is normally connected
to the SMRST1* reset input of the Rx state machine to force the into the
start-up state until the Tx PLL has locked. This signal may
give multiple false-lock indications during the acquisition process, so it
should be debounced if it is used for any other purpose than to drive
the Rx chip.
LOOPEN 16 I-TTL Loop Back Control: Input which controls whether the DOUT,
DOUT*, or the LOUT, LOUT* outputs are currently enabled. If active,
LOUT, LOUT* are enabled. The unused output is powered down to
reduce dissipation.
LOUT 14 O-BLL Loop Back Serial Data Output: Output used when LOOPEN is
LOUT* 15 active. Typically this output will be used to drive the LIN, LIN* inputs
of the Rx chip.
M20SEL 73 I-TTL 16 or 20 Bit Word Select: When this signal is high, the link operates
in 20 Bit data transmission mode. Otherwise, the link operates in
16 Bit mode.
MDFSEL 74 I-TTL Select Double Frame Mode: When this signal is high, the PLL
expects a 1/2 speed frame rate clock at STRBIN. The chip then
internally multiplies this clock and produces a full-rate parallel clock at
STRBOUT. Note that the phase relationship of STRBIN to STRBOUT
and the sampling point change with asserting MDFSEL, as shown in
the Tx timing diagram. This feature is provided so that either a 40 bit
or 32 bit word can be easily transmitted as two 20, or two 16 bit
words. When MDFSEL is low, the PLL expects a full-rate parallel
clock at STRBIN.
NC 2 No connection. These pins are not bonded internally.
3
RFD 65 O-TTL Ready for Data: Output to tell the user the Link is ready to
transmit data. This pin is a retimed version of the ED input, which is
driven by the Rx chip state machine controller.
RST* 34 I-TTL Chip Reset: This active-low pin initializes the internal chip registers.
It should be asserted during power up for a minimum of 5 parallel-
rate clock cycles to ensure a complete reset.
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Tx I/O Definition (cont’d.)
  Name Pin Type Signal
STRBIN 8 I-TTL Data Clock Input: When EHCLKSEL is low, this input is phase
locked and multiplied to generate the high speed serial clock. The chip
expects a clock frequency which is equal to the input frame rate if
MDFSEL (double frame mode) is low, and 1/2 the frame rate if
MDFSEL is high. When EHCLKSEL is high, the PLL is bypassed,
and STRBIN directly becomes the high speed serial clock (see
EHCLKSEL definition). Refer to the Tx Timing diagram for the phase
relationship between STRBIN, data and STRBOUT. Recommended clock
duty cycle is 50% ±  10%.
STRBOUT 76 O-TTL Frame-rate Data Clock Output: This output is always a frame rate
clock derived from STRBIN. This output is ideal for triggering an
oscilloscope for examining the serial output eye pattern DOUT or
LOUT.
TEMP 31 T Temperature Sense Diode: Used during wafer and package test only .
TEMP* 32 It should be left open.
VCC 7 S Logic Power Supply: Normally 5.0 Volts. This power supply is used for
13 the internal transmitter logic. It should be isolated from the noisy TTL










VCCTTL 27 S TTL Power Supply: Normally 5.0 Volts. Used for all TTL transmitter




Name Pin Type Signal
ACTIVE 25 I-TTL Chip Enable: This input is normally driven by the Rx state machine
output. The ACTIVE signal is internally retimed by STRBOUT and
presented to the user as the LINKRDY* signal. This is how the Rx
state machine signals the user that the start-up sequence is complete.
CAP0B 1 C Loop Filter Capacitor: A loop filter capacitor of 0.1 µF must be
CAP1B 4 connected across the CAP0B and CAP1B inputs to increase the loop time
constant.
CAV* 38 O-TTL Control Frame Available Output: This active-low output indicates
that the Rx chip data outputs are receiving Control Frames. False
CAV* indications may be generated during link startup.
D0 71 O-TTL Data Outputs: 20 Bit data is received and decoded when M20SEL is
D1 70 active; otherwise 16 bit data is decoded and the D16-D19 bits


















DAV* 37 O-TTL Data Available Output: This active-low output indicates that the
Rx chip data outputs, D0..D19, have received data frames. Data
should be latched on the rising edge of STRBOUT. Note that during
link startup, false data indications may be given. The DAV* and
LINKRDY* outputs can be used together to avoid confusion during
link startup.
DIN 15 I-H50 Normal Serial Data Input: This is the input used when LOOPEN
DIN* 14 is not active. When LOOPEN is high, the loop back data inputs LIN,
LIN* are used instead. An optional cable equalizer may be enabled for
the DIN, DIN* inputs by asserting EQEN.
DIV0 6 I-TTL VCO Divider Select: These two pins program the VCO divider chain
DIV1 7 to operate at full speed, half speed, quarter speed or one-eighth speed.
EQEN 19 I-TTL Enable Input for Cable Equalization: When asserted, this signal
activates the cable equalization amplifier on the DIN, DIN* serial
data inputs.
20
Rx I/O Definition (cont’d.)
Name Pin Type Signal
ERROR 40 O-TTL Received Data Error: Asserted when a frame is received that does
not correspond to either a valid Data, Control, or Fill frame encoding.
When FLAGSEL is not active, the Rx chip also tests for strict
alternation of flag bits during data frames. A flag bit alternation
error will also cause an ERROR indication.
FDIS 20 I-TTL Frequency Detector Disable Input: When active, this input
disables the Rx PLL Frequency detector and enables a phase detector.
The Frequency detector is used during the start-up sequence to
acquire wide-band lock on Fill Frames, but must be disabled prior to
sending data patterns. This input is normally controlled by the Rx
state machine.
FF 39 O-TTL Fill Frame Status: During a given STRBOUT clock cycle, if neither
DAV*, CAV*, or ERROR are active, then the currently received frame
is a Fill frame. The type of fill frame received is indicated by the FF
pin. If FF is low, then FF0 has been received. If FF is high, then
either FF1a or FF1b has been received.
FLAG 45 O-TTL Flag Bit: If both Tx and Rx have FLAGSEL asserted, this output
indicates the value of the transmitted flag bit, and this received bit
can be treated just like an extra data bit. If both Tx and Rx have
FLAGSEL set to low, FLAG is used to differentiate the even frame
from the odd frame in the line code.
FLAGSEL 34 I-TTL Flag Bit Mode Select: When this input is high, the extra FLAG bit
output is effectively an extra transparent data bit. Otherwise, the
FLAG bit is checked for alternation during data frames. Any break in
strict alternation results in an ERROR indication to the user.












LIN 18 I-H50 Loop Back Serial Data Input: Use this input when LOOPEN is
LIN* 17 active. Unlike the DIN, DIN* inputs, this input does not have a cable
equalizer. In normal usage, this input will be connected to the Tx
chip LOUT, LOUT* outputs. This allows the user to check the
near-end functionality of the Tx and Rx pair independent of the
transmission medium.
LOOPEN 16 I-TTL Loop Back Control: When asserted, this signal causes the loop back
data inputs LIN, LIN* to be used instead of the normal data inputs
DIN, DIN*.
LINKRDY* 36 O-TTL Link Ready Indicator: This active-low output is a retimed version
of the ACTIVE input. ACTIVE is normally driven by the Rx state
machine output. LINKRDY* then indicates that the startup sequence
is complete and that the data and control indications are valid.
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Rx I/O Definition (cont’d.)
Name Pin Type Signal
M20SEL 30 I-TTL 16 or 20 Bit Word Select: When this signal is high, the link operates
in 20 Bit data reception mode. Otherwise, the link operates in 16 Bit
mode and data outputs D16-D19 are undefined.
NC 2 No connection. This pin is not bonded internally.
3
NC 8 This pin is bonded to an isolated pad and has no functionality.
9
75
SMRST0* 28 I-TTL State Machine Reset Inputs: Each of these active-low input pins
SMRST1* 29 reset the Rx state machine to the initial start-up state. This initiates
a complete PLL restart and handshake at both ends of the duplex
link. Normally, SMRST0* is connected to a power-up reset circuit
or a host system reset signal. The SMRST1* input is normally
connected to the Tx LOCKED output. The LOCKED signal holds the
state-machine in the start-up state until the Tx PLL is locked.
STAT0 27 O-TTL State Machine Status Outputs: These outputs indicate the current
STAT1 26 state-machine state. They are used to directly control the Tx ED,
Tx FF, Rx FDIS, and Rx ACTIVE lines.
STRBOUT 35 O-TTL Recovered Frame-rate Data Clock Output: This output is the PLL
recovered frame rate clock. D0-D19, FLAG, DAV*, CAV*, FF, LINKRDY*,
and ERROR should all be latched on the rising edge of STRBOUT.
TCLK 12 I-TTL External VCO Replacement Test Clock: When TCLKSEL is
enabled, this input is used in place of the normal VCO signal,
effectively disabling the PLL and allowing the user to provide an
external retiming clock for testing.
TCLKSEL 10 I-TTL Enable Test Clock Input: When this input is active, the TCLK,
TCLK* inputs are used in place of the normal VCO signal. This
feature is used for diagnostic purposes only.
TEMP 77 T Temperature Sense Diode: Used during wafer and package test
TEMP* 76 only. It should be left open.
VCC 5 S Power: Normally 5.0 Volts. This power supply is used for all the








VCC_HS 13 S High Speed Supply: Normally 5.0 Volts. This ground is used to provide
clean references for the high speed DIN, DIN*, LIN, LIN* inputs.
VCCTTL 32 S TTL Power Supply: Normally 5.0 Volts. Used for all TTL receiver






Both the HDMP-1022 and
HDMP-1024 are implemented in
an industry standard M-Quad 80
package. The package footprint
dimensions conform to JEDEC
Pub 95 metric plastic QFP specifi-
cations and are shown below in
Figure 10. The M-Quad 80
package material is aluminum and
the leads have been formed into a
“Gull-Wing” configuration for
surface mounting.
Forced air cooling is
recommended.
Figure 10. Mechanical Dimensions of HDMP-1022 and HDMP-1024.
M-Quad 80 Package Information
 Item Details
Package Material Aluminum
Lead Finish Material 85/15 Sn/Pb
Lead Finish Thickness 300 - 600 µ inches
Lead Coplanarity 0.10 mm maximum
Recommended Handling
Precautions
The MQUAD package has an open
cavity internally; hence ultrasonic
cleaning will damage the device.
DO NOT USE ultrasonic cleaning
processes with this device.
Additional circuitry is built into
the various input and output pins
on this chip to protect them
against low level electrostatic
discharge, however, they are still
ESD sensitive and standard
procedures for static sensitive
devices should be used in
handling and assembly of this
chip.
PIN #1 ID























The HDMP-1022/1024 line code
is Conditional Invert Master
Transition (CIMT), illustrated in
Figure 11. The CIMT line uses
three types of frames: data
frames, control frames, and fill
frames. Fill frames are internally
generated by the Tx chip for use
during link start up and when
there is no input from the user.
Each frame consists of a Data
Field (D-Field) followed by a
Control Field (C-Field). The D-
Field can be either 16-bits or 20-
bits wide, depending on link
configuration. The C-Field has a
master transition which serves as
a fixed timing reference for the
receivers clock recovery circuit.
Users can send arbitrary data
carried by Data or Control
Frames. The DC balance of the
line code is automatically
enforced by the Tx. Fill frames
have a single rising edge at the
master transition which is used
for clock recovery and frame
synchronization at the receiver.
Detailed coding schemes are
described in the following
subsections. All the tables given
in this section show data bits in
the same configuration as a scope
display. In other words, the
leftmost bit in each table is the
first bit to be transmitted in time,
while the rightmost bit is the last
bit to be transmitted.
Data Frame Codes
When not in FLAGSEL mode, the
FLAG bit is not user controllable
and is alternately sent as 0 and 1
by the Tx chip during data frames
to provide enhanced error
detection. Control frame encoding
sent by Tx is not affected by the
value of FLAG even in FLAGSEL
mode. Rx toggles its FLAG bit
from one control frame to the
next. The receiver performs a
differential detection to make sure
that every data frame received is
the opposite pattern from the
previous frame. If a break in the
strict alternation is observed, a
frame error is flagged by
asserting the Rx ERROR output.
In full duplex mode, this pattern
detection makes it impossible for
a static input data pattern to
generate an undetectable false
lock point in the transmitted data
stream. The detection also
reduces the probability that the
loop could lock onto random data
at a point away from the true
master transition for any
significant time before it would be
detected as a false lock. This
mode can detect all single-bit
errors in the C-field (non-data bit
fields) of the frame.
When the chip is in FLAGSEL
mode, the extra FLAG bit is freely
user definable as an extra data
bit. This provides a 17th bit in 16
bit mode, and a 21st bit in 20 bit
mode. The probability of
undetected false lock is higher,
but the applications (e.g., SCI-FI)
that need the extra bit can detect
false lock at a higher level of the
network protocol with clock
recovery circuits, etc. If the
higher level protocols consistently
receive wrong data, they can
initiate a link restart by resetting
the Rx state machine.













HDMP-1022 (Tx), HDMP-1024 (Rx)
Operating Modes
M20SEL FLAGSEL Description
0 0 16 bit data plus error checking
0 1 16 bit data plus FLAG
1 0 20 bit data plus error checking
1 1 20 bit data plus FLAG
Data Frame Structure
M20SEL Not Asserted (16 bit data mode)
Data Status Flag bit D-Field C-Field
True 0 D0 - D15 1101
Inverted 0 D0 - D15 0010
True 1 D0 - D15 1011
Inverted 1 D0 - D15 0100
Data Frame Structure
M20SEL Asserted (20 bit data mode)
Data Status Flag bit D-Field C-Field
True 0 D0 - D19 1101
Inverted 0 D0 - D19 0010
True 1 D0 - D19 1011
Inverted 1 D0 - D19 0100
Control Frame Codes
There are 218 control words
provided in 20 bit mode. If the
user desires to send a control
word, his lower 9 bits (D0-D8)
are sent as bits D0-D8 of the D-
Field. The next 9 bits (D9-D17)
are sent as bits D11-D19 of the
D-Field. The control frame is
either inverted or not inverted as
needed to maintain balance, with
the coding bits 0011 used to
indicate true control, and the bits
1100 used to indicate
complement control. The bits D9
and D10 are always forced to 0 1
for true control frames and 1 0
for complement control frames.
These middle bits are used to
distinguish control frames from
fill frames, which always have the
middle bits set to either 00, 11, or
10. Similarly, there are 214
control words provided in 16 bit
mode.
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HDMP-1022 (Tx), HDMP-1024 (Rx)
Control Frame Structure
M20SEL Not Asserted (16 bit mode)
D-Field  C-Field
D0 - D6 D7 D8 D9 - D15 C0 C1 C2 C3
D0 - D6 0 1 D7 - D13 0 0 1 1
D0 - D6 1 0 D7 - D13 1 1 0 0
Control Frame Structure
M20SEL Asserted (20 bit mode)
D-Field  C-Field
D0 - D8 D9 D10 D11-D19 C0 C1 C2 C3
D0 - D8 0 1 D9-D17 0 0 1 1
D0 - D8 1 0 D9-D17 1 1 0 0
occurring between C1 and C2.
Logical FF1 toggles between two
different physical codes, the first
of which advances the falling edge
of FF0 by one bit, the second of
which retards the falling edge of
FF0 by one bit. Two logical fill
frame types are required for link
start up in duplex mode.
Fill Frame Codes
Two logical fill frames are
provided: FF0 and FF1. FF0 is
physically a 50% duty cycle wave
form with its sole rising edge
Fill Frame Structure
M20SEL Not Asserted (16 bit mode)
Fill Frame D-Field C-Field
0 1111111 10 0000000 0011
1a 1111111 11 0000000 0011
1b 1111111 00 0000000 0011
Fill Frame Structure
M20SEL Asserted (20 bit mode)
Fill Frame D-Field C-Field
0 111111111 10 000000000 0011
1a 111111111 11 000000000 0011




M20SEL Not Asserted (16 bit mode)
D-Field C-Field
xxxxxxx xx xxxxxxx x00x
xxxxxxx xx xxxxxxx x11x
xxxxxxx 0x xxxxxxx 1100
xxxxxxx 11 xxxxxxx 1100
xxxxxxx xx xxxxxxx 1010
xxxxxxx xx xxxxxxx 0101
HDMP-1024 (Rx)
Detectable Error States
M20SEL Asserted (20 bit mode)
D-Field C-Field
xxxxxxxxx xx xxxxxxxxx x00x
xxxxxxxxx xx xxxxxxxxx x11x
xxxxxxxxx 0x xxxxxxxxx 1100
xxxxxxxxx 11 xxxxxxxxx 1100
xxxxxxxxx xx xxxxxxxxx 1010
xxxxxxxxx xx xxxxxxxxx 0101
Tx Operation Principles
The HDMP-1022 (Tx) is imple-
mented in a high performance 25
GHz  ft silicon bipolar process.
The Tx performs the following
functions for link operation:




In normal operation, the Tx phase
locks to a user supplied frame
rate clock and multiplies the
frequency to produce the high
speed serial clock. When locked,
the Tx indicates that it is locked
by asserting the LOCKED output.
When the ED input is asserted,
the Tx asserts the RFD signal
indicating that it is now ready to
transmit data or control frames.
The Tx can accept either 16 or 17
bit wide parallel data and produce
a 20 bit frame. It also can accept
20 or 21 bit data and produce a
24 bit frame. Similarly, either 14
bit or 18 bit control words can be
transmitted in a 20 bit or 24 bit
frame respectively.
Tx Encoding
A simplified block diagram of the
transmitter is shown in Figure 4.
The PLL/Clock Generator locks
onto the incoming frame rate (or
one-half frame rate) clock and
multiplies it up to the serial clock
rate. It also generates all the
internal clock signals required by
the Tx chip.
The data inputs, D0-D19, as well
as the control signals; ED, FF,
DAV*, CAV*, and FLAG are
latched in on the rising edge of an
internally generated frame rate
clock. The data field is then
encoded depending on the state
of the control signals. At the same
time, the coding field is
generated. At this point, the entire
frame has been constructed in
parallel form and its sign is
determined. This frame sign is
compared with the accumulated
sign of previously transmitted bits
to decide whether to invert the
frame. If the sign of the current
frame is the same as the sign of
the previously transmitted bits,
then the frame is inverted. If the
signs are opposite, the frame is
not inverted. No inversion is
27
performed if the frame is a fill
frame.
The Output Select block allows
the user to select between two
sets of differential high speed
serial outputs. This feature is
useful for loop back testing. If
LOOPEN is high, LOUT is enabled
and DOUT is disabled. If LOOPEN
is low, DOUT is enabled and
LOUT is disabled.
The active-low RST* input resets
the internal registers to a
balanced state. This pin should be
held low for at least five frame
rate clock cycles to ensure a
complete reset.
The Data Field and Control Field
are encoded depending on ED,
FF, DAV*, CAV*, FLAG,
FLAGSEL, M20SEL as well as two
internally generated signals, O/E
and ACCMSB.
When FLAGSEL is high, O/E is
equivalent to FLAG. This is
equivalent to adding an additional
bit to the data field. When
FLAGSEL is low, O/E alternates
between high and low for data
frames. This allows the link to
perform more extensive error
detection when the extra bit is
unused.
ACCMSB is the sign of the pre-
viously transmitted data. This is
used to determine which type of
FF1 should be sent. When
ACCMSB is low, FF1a is sent and
when ACCMSB is high, FF1b is
sent. This effectively drives the
accumulated offset of the
transmitted bits back toward the
balanced state.
Tx Phase-Locked Loop
The block diagram of the
transmitter phase-locked loop is
shown in Figure 12. It consists of
a sequential frequency detector,
loop filter, VCO, clock generation
circuitry, and a lock indicator.
The outputs of the frequency
detector pass through a charge
pump filter that controls the
center frequency of the VCO.
These outputs also go to the VCO
directly  to effectively add a zero
in the loop response. An external
high-speed clock can be used
instead of the VCO clock. This is
accomplished by applying a high
signal to EHCLKSEL and a clock
to STRBIN. Note that this mode is
to be used for diagnostic
purposes only.
One of four frequency bands may
be selected by applying appropri-
ate inputs to DIV0 and DIV1. The
VCO or STRBIN frequency is
divided by N, where N is 1, 2, 4,
or 8 corresponding to the binary
number represented by DIV1,
DIV0. This divided version of the
VCO clock or STRBIN is used as
the serial rate clock and is
available as a differential signal at
the HCLK output.
A clock generator block creates
all the clock signals required for
the chip. Depending on M20SEL,
STRBOUT is either HCLK/20 or
HCLK/24. If MDFSEL is low, then
STRBOUT is a phase-locked
version of STRBIN. If MDFSEL is
high, STRBOUT is twice the
frequency of STRBIN.
The lock detect circuit samples
STRBIN with phase shifted
versions of STRBOUT. If the
samples are not the proper
values, the LOCKED signal goes
low and stays low for at least two
frames.






















The HDMP-1024 (Rx) is
monolithically implemented in a
high performance 25 GHz ft
bipolar process. When properly
configured, the Rx can accept
20B/24B CIMT line code frames,
and then output parallel 16B/17B/
20B/21B Data Word or 14B/18B
Control Word. The Rx provides







• Frame error detection
• Link state control and
   initialization
Rx Encoding
Figure 5 shows a simplified block
diagram of the receiver. The data
path consists of an Input Select,
an Input Sampler, a Frame
Demultiplexer, a Control Field (C-
Field) Decoder, and a Data Field
(D-Field) Decoder. An on-chip
phase-locked loop (PLL) is used
to extract timing reference from
the serial input (DIN or LIN). The
PLL includes a Phase-Frequency
Detector, a Loop Filter, and a
voltage-controlled oscillator
(VCO). All the Rx internal clock
signals are generated from a
Clock Generator. The Clock
Generator can be driven either by
internal VCO or external signal,
TCLK, depending on the Clock
Select configuration.
Integrated on the chip is a Link-
Control State Machine for link
status monitoring and link
startup. Figure 13 shows the
details of the Input Select. The
Input Select chooses either
nominal serial data (DIN) or
loopback (LIN) signal for the
Input Sampler’s input. If loopback
enable (LOOPEN) is asserted, the
LIN input is selected. Also
included in the Input Selector is
cable equalization circuitry. When
coaxial cable is used as the
transmission media, by setting
EQEN=1 (enable equalization),
the equalization circuitry is in the
DIN signal path and can
compensate for high-frequency
cable loss.
Because the Data Field of the
CIMT line code can be either
16-bit or 20-bit wide, the width
selection for Rx is made by
setting the input pin M20SEL
(Figure 5). If M20SEL=1, then
the Rx is configured to accept
serial input with 20-bit data field,
i.e., 24 bits per frame. If
M20SEL = 0, 16-bit data field is
selected.














A more detailed block diagram for
the Rx phase-locked loop (PLL) is
shown in Figure 14. In the PLL,
the phase of the serial input, SIN,
is compared with synchronizing
signals from the internal clock
generator, using either a phase
detector or a frequency detector.
The frequency detector disable
signal, FDIS, selects which
detector to use. If synchronization
in a link is not yet established, the
HDMP-1022 (Tx) should send out
Fill Frame 0 (FF0) or Fill Frame 1
(FF1) to the remote Rx. By
setting FDIS=0, the Rx uses the
frequency detector to align its
internal clock with the rising edge
of FF0/FF1. Once frequency lock
is accomplished, FDIS can be set
to 1, then the PLL uses only the
phase detector for synchronization
adjustment and the Rx is ready to
receive data. Due to the narrow
frequency acquisition range of the
phase detector, the frequency
detector is used for internal
frequency acquisition. The
frequency detector, however, can
only work with FF0 and FF1 and
it is necessary for the PLL
selecting the phase detector (by
setting FDIS=1) before receiving
any random data.
An external clock source can also
be used (through pin TCLK) by
setting TCLKSEL=1. To broaden
the usable frequency range of the
chip, there is a programmable
divider before the clock
generator. The VCO or TCLK
frequency can be divided by 1, 2,
4, 8 by setting DIV1, DIV0 = 00,




In Figure 5, the frame
demultiplexer deserializes the
recovered serial data from the
Input Sampler, and outputs the
resulting parallel data one frame
at a time. Every frame is
composed of a 16-bit or 20-bit
Data Field (D-Field) and a 4-bit
Control Field (C-Field). The C-
Field, C0-C3, together with the
two center bits of the D-Field (D9
and D10 for 20 bit mode, D7 and
D8 for 16 bit mode) are then
decoded by the C-Field decoder to
determine the content of the
frame. The D-Field decoder is
controlled by the outputs of the
C-Field decoder. If an inverted
Data Word or Control Word is
detected, the D-Field decoder will
automatically invert the D-Field
data. If a Control Frame is
detected, the D-Field decoder will
shift the bottom half of the D-
Field so that the outputs are at
pin D0 - D17 (if M20SEL =1) or at
pin D0 - D13 (if M20SEL =0). A
Data Frame is detected by the
receiver when DAV* = 0. A
Control Frame is detected by the
receiver if CAV* = 0. A Fill Frame
is detected by the receiver if
DAV* = 1 and CAV* = 1.




















The C-Field decoder will set iERR
= 1 when it detects an error. The
internal error bit (iERR) is
combined with the internal flag
bit (iFLAG) and the flag-bit mode-
select signal (FLAGSEL) to
produce the externally available
error bit (ERROR) and flag
(FLAG) bits. If FLAGSEL=1, the




• If a Fill Frame is detected, then
FLAG=0.
• If a Control Frame is detected,
FLAG should be ignored.
If FLAGSEL=0, the serial input is
assumed to consist of alternating
even frames (iFLAG=0) and odd
frames (iFLAG=1):
• If iERR=1, then ERROR=1.
• If a Fill Frame is detected, then
FLAG=0.
• If a Data Frame is detected,
then FLAG=iFLAG, and iFLAG
should alternate between 0 and
1, starting with 0 and ending
with 1; otherwise, ERROR=1.
• If a Control Frame is detected,
then FLAG automatically
alternates between 0 and 1,
starting with 0.
The even or odd feature allows a
32/40-bit wide data word to be
transmitted through the link. A
2:1 multiplexer and a 1:2 demulti-
plexer are required. FLAG is used
to synchronize the even and odd
frames. Note, both Data and
Control Frames can be
transmitted as even/odd pairs, but
only Data Frames can be detected




The link-control state machine
(SMC) on the Rx chip provides a
link handshake protocol enabling
the duplex link to transition from
frequency acquisition and training
mode into data mode.
The HDMP-1022/1024 Tx/Rx link
uses an explicit frequency
acquisition mode at startup that
operates on a square-wave
training sequence. This makes it
possible to use a VCO with a very
wide tuning range yet avoid the
harmonic false lock problems
associated with other circuits of
this type.
Using the SMC, a full duplex data
channel can be implemented




Figure 1d shows a simplified
block diagram of the HDMP-
1022/1024 data channel con-
figured for full duplex operation.
Two HDMP-1022/1024 chipsets
are required to perform the
handshake in parallel. There are
three states that the link must go
through to complete the link
startup process:
• State 0: Frequency Acquisition
• State 1: Waiting for Peer
• State 2: Sending Data
Each side of the link decides
which of the three states that it
should be in. The decision is
based on its own past memory
and the type of frame that it is
currently receiving from the other
side of the link.
Considering only the local port of
the link, there is a transmitter
(Tx), a receiver (Rx) and a state
machine controller (SMC). The
SMC entity, although logically
distinct, is implemented on the
same die as the Rx chip. The SMC
monitors the data frame status
indicators (ERROR, DAV*, CAV*,
FW) from the Rx, and is able to
force (or control) various
characteristics of the Tx and the
Rx chips. The Tx chip has the
following controllable features:
• It can be forced to send a Fill
Frame using the ED input.
• The type of Fill Frame sent can
be controlled using the FF
input.
The Rx Chip has the following
controllable features:
• It can be in Frequency
acquisition or Phase-Lock/Data
reception mode depending on
the state of the FDIS input.
• It can be enabled for data
reception or set in a mode in
which data frames are ignored
depending on the ACTIVE
input.
The Rx chip can also distinguish
between various types of frames.
It can also communicate the
frame type to the SMC. The
various frame types are:
• Fill Frame 0, (FF0)
• Fill Frame 1 a/b (FF1)
• Data/Control frames (Data)
• Error frames (ERROR)
The SMC can also be reset by
either the SMRST0* or SMRST1*
inputs. Usually one of these
inputs is used for power-on reset,
and the other is connected to the
Tx LOCKED output.
This holds the SMC in state 0 until
the transmitter PLL has locked.
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during the bit-slipping that occurs
in the initial frequency acquisition
of both the Tx and Rx PLLs.
When the local port is in State 0,
it is in the reset state, where both
local Tx and Rx parallel interfaces
are disabled. The local Tx trans-
mits FF0 continuously, and the
local Rx PLL is in the frequency
detection mode. When the local
Rx is phase-locked to the remote
Tx, it transitions to State 1. The
local Tx transmits FF1 to
acknowledge the phase-locked
condition (its parallel input is still
disabled). The local Rx PLL is in
the phase detection mode and its
Figure 15 shows the state
diagram of the SMC. The SMC is
debounced by allowing state
transitions to be made only after
at least two consecutive frames
give the same indication. This
prevents single bit errors from
causing false state transitions. In
addition to this debouncing
mechanism, when two
consecutive ERROR or Resets
occur, a timer is enabled forcing
the SMC into state zero for 128
frame times. Any transition out of
this initial state can only occur
after the link has been error-free
for 128 frames. This prevents
false transitions from being made
parallel output is enabled. When
in State 2, the two-way synchroni-
zation between the local port and
the remote port is established.
Both local Tx and Rx parallel
interfaces are enabled, and the
local Rx PLL is in the phase detec-
tion mode. Parallel data can be
sent by the local Tx, and at the
same time, received by the local
Rx.
The Rx chip has the state machine
logic built in. The SMC has two
status outputs, STAT0 and STAT1,
that control the various features
of the two chips depending on the
current state. The TX inputs that
need to be controlled are FF and
ED. The Rx inputs that need to be
controlled are FDIS and ACTIVE.
To control the chips as shown in
the state diagram of Figure 15,
the following interchip
connections must be made
(Figure 16):
• Tx FF is driven by STAT1
• Tx ED is driven by STAT0
• Rx FDIS is driven by STAT1
• Rx ACTIVE is driven by STAT1
• Tx RST* and Rx SMRST0* are
driven by a power-on, or user,
reset circuit.














































































Figure 16. Full Duplex Configuration.
Appendix II: Link
Configuration Examples
This section shows some
application examples using the
HDMP-1022/1024 chipset. Refer
to I/O Definition for detailed
circuit-level interconnections.
This guide is intended to aid the
user in designing G-LINK into a
system. It provides the necessary
details of getting the system up,
without the detailed description of
the inner circuitry of the chip set.
The first section is a description
of the various configurations for
duplex and simplex operation.
The second section describes the
interface to both single frame and
double frame mode. Following
that is a section on the integrating
capacitor and power supply
bypassing recommendations.
Next is a guide to the various
types of electrical I/O connec-
tions. Also included is a list of the




The following describes the
common setups for the link. In all
cases, the DIN and LIN are
differential high speed lines, and
unused leads should be terminated
with 50 Ω AC coupled to ground.
Since the data stream has no DC
component, a coupling cap of
0.1 µF is recommended for the
DIN and LIN inputs.
Full Duplex
Figure 16 shows HDMP-1022/
1024 in a full duplex configura-
tion connecting two bidirectional
(parallel) buses. Each end of the
link has a Tx and Rx pair. The
receiver’s state machine outputs
(STAT0 and STAT1) are used to
control the status of the link.
Various options such as 16/20 bit
mode (M20SEL) and speed
selections (DIV0,DIV1) are
grouped together under the label
‘options.’ A power-on reset is
available to the user to reset the
link during startup.
When the Tx has acquired lock to
the incoming STRBIN at the
frame rate, the LOCKED pin is
activated, which enables the Rx.
At this state, both STAT0 and
STAT1 are low, forcing the Tx to
send FF0, which is a square wave
pattern used by the remote Rx to
acquire frame lock. When the
local Rx has acquired frame lock,
STAT1 is set high to first turn off
its own frequency detector
(FDIS), then self sets to active
mode (ACTIVE), and tells the
local Tx to send FF1 to signal the
remote Rx that the local pair is
ready. Likewise, when the remote
pair is ready, the local Rx will
receive FF1, causing STAT0 to go
high, which asserts the enable
data (ED) pin on the Tx. The ED
signal is retimed to signify to the
















































































data (RFD). Other configurations
for duplex mode are also possible
with external user-defined state
machines. Simplex operation
using G-LINK is also possible. The
following sections discuss three
different types of simplex
configurations.
Simplex Method I. Simplex
with Low-Speed Return Path
Low-speed lines are used in the
simplex method of Figure 17a.
The remote Rx controls the states
of both the Rx and the local Tx
using these low speed lines. This
is ideal for cases where these non-
critical lines are available. Again,
a power on reset is available to
the user. This connection between
the Tx and Rx is identical to one
side of the duplex configuration.
When the Tx is locked, the Rx is
enabled via the LOCKED line. The
Rx’s STAT0 and STAT1 outputs
are low, causing the local Tx to
send FF0. When the Rx is frame
locked, STAT1 is raised, which
disables its frequency detector,
sets itself to active mode, and tells
Tx to send FF1. Upon receiving
FF1 from the Tx, the Rx’s STAT0
line is raised, which enables the
Tx (ED) for data transmission. If
desired, the Rx reset pin
(SMRST1*) can be tied high, and
the LOCKED line can be
eliminated.
Simplex Method II. Simplex
with Periodic Sync Pulse.
Another configuration of simplex
operation is shown in Figure 17b.
For frame lock, the Rx normally
































































































































A) SIMPLEX METHOD 1 WITH LOW-SPEED RETURN PATH








C) SIMPLEX METHOD 3 WITH EXTERNAL REFERENCE OSCILLATOR




relies on either FF0 or FF1. In
this example, the fill frame FF of
the Tx is forced high with a
connection to ground, and the
enable data pin ED is pulsed
periodically to force the Tx to
send FF1. During this pulse,
however, the link is not available
for data transmission.
The pulse width applied to ED
should be long enough for the Rx
to acquire lock. The typical Rx
lock-up time is around 2.2 mS for
the high frequency band, thus a
5 mS pulse is adequate in this
case. For other bands, longer
pulses are required. Typical lock-
up times for all four data rate
ranges can be found in the table
Typical Lock-Up Time at the
front of the data sheet. Note that
these lock-up times assume a 0.1
µF integrating capacitor is being
used on the PLL. Refer to the
section on Supply Bypassing
and Integrator Capacitor for
more details. After G-Link is
locked, ED needs to go low only
as often as needed to ensure that
the link is locked. Lock can be
lost if the serial line is broken, or
if two consecutive frame errors
are detected by the receiver’s
state machine. The length of time
between ED pulses will determine
how long the user needs to wait
before lock is re-established.
Simplex Method III: Simplex
with Reference Oscillator
A third configuration for simplex
operation is shown in Figure 17c.
The high-speed serial line is
brought into the receiver through
the LIN input, and a reference
clock at the frame rate is
connected to the DIN input.
The Rx uses the reference clock
for frequency acquisition. Upon
frequency lock, STAT1 goes high,
and sets the detector from
frequency to phase detection
mode through FDIS. At the same
time, it switches the input from
the reference clock to the data
stream. Since the relative phase of
the reference clock to that of the
data stream is random, the phase
detector will lock onto a random
transition in the data stream.
Errors are detected if the phase
lock is not locked to the master
transition. If two consecutive
errors occur, the STAT1 line is
forced low, and the state machine
switches the receiver back to the
reference oscillator. This process
is repeated until the master
transition is found, and an error-
free condition exists. Because of
the nature of this hunting
process, it is possible for a static
code to emulate the master
transition. Therefore, it is
recommended that the flag bit be
reserved for error detection. With
FLAGSEL disabled, the flag bit is
toggled internally by the Tx, and
the Rx uses this strict alternation
to detect errors, thus making the
link much more reliable.
The lock up time in this simplex
configuration is dependent on the
frequency match between the two
local oscillators. This method
relies on a slight difference
between the two frequencies in
order to guarantee a lock within a
reasonable time. In theory, a
perfect match could result in no
lock by causing the receiver to
consistently try and lock at the
same non-master transition point
in the incoming frames. For-
tunately there is no such thing as
a perfect match in the real world.
It is recommended to select
crystal oscillators between 0.1%
to 0.001% matching.
The above method uses the LIN
line as the high-speed serial data
line. This works well and is simple
to implement, but it does not take
advantage of the coaxial equalizer
on the DIN line. Adding an
external TTL inverter to the Loop
Back Control (LOOPEN) pin
allows the reference oscillator to
be injected into LIN and the serial
data line (DIN) to be used as the
high-speed data line. If the coaxial
equalizer is needed in the DIN
path, DIN and LIN inputs can be
interchanged with an external
TTL inverter before LOOPEN.
Data Interface for Single/
Double Frame Mode
G-Link is designed to work with
single frame or double frame
modes, in either 16 or 20 bits
wide per frame. An extra flag bit
is available with FLAGSEL and it
is used to signify the first or
second frames in double- frame
mode. The 16/20 frame width
option is selected with the
M20SEL pin. In this discussion, a
20 bit width is assumed. In both
single and double frame modes,
the data frame (D0-D19), flag bit
(FLAG), and the data/control
word available pins (DAV*, CAV*),
must appear before the setup time
ts, and remain valid for the hold
time th. Refer to HDMP-1022 Tx
Timing. Since the PLL of the Tx
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is designed with a very high-gain
frequency/phase detector, the
relative alignment of the internal
clock and STRBIN is very tight,
and is insensitive to temperature
and other variations. The
observed external changes are
due mainly to variations in the
buffers, which are relatively small.
For convenience, the setup and
hold times are referenced back to
the user-supplied clock, STRBIN.
The user has to make sure that
M20SEL, FLAGSEL, DIV0, and
DIV1 have the same setting on
both Tx and Rx. The word width
of the parallel data from the host
can be either 16 bits if M20SEL =
0, or 20 bits if M20SEL = 1. Also,
the FLAG bit can be used as an
additional bit by setting
FLAGSEL=1. In the last case, the
parallel data word width is either
17 bits or 21 bits. The local




A block diagram showing the
single-frame mode data interface
for both the Tx and Rx, and their
associated timing diagrams are
shown in Figure 18.
On the Tx side, the expected
frequency of the input clock
STRBIN is the bit rate of the data
frame. In this case, the setup and
hold times are referenced to the
rising edge of STRBIN. The
internal clock is buffered to form
STRBOUT which appears with a
delay of Tstrb after STRBIN.
On the Rx side, the data frame,
flag bit, CAV*, DAV*, LINKRDY*,
and ERROR appear with a delay
of td1 after the falling edge of
STRBOUT. The state machine
outputs STAT0 and STAT1 appear
with a delay of td2.
Double Frame Mode
(MDFSEL=1)
A block diagram showing the
double-frame mode data interface
for both the Tx and Rx, and their
associated timing diagrams are
shown in Figure 19. This
configuration works best if the
duty cycle of STRBIN is 50%.
































ts = SETUP TIME
th = HOLD TIME
tstrb = STRBIN TO STRBOUT DELAY
td1 = STRBOUT TO SYNCHRONOUS OUTPUTS DELAY
td2 = STRBOUT TO STATE MACHINE OUTPUTS DELAY
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On the Tx side, the expected
frequency is 1/2 of the combined
frame period. This combined
frame, D0-D19, is formed by
interlacing the two frames C0-
C19 and C20-C39 with an
external 2:1 multiplexer. The Tx
locks onto STRBIN, which has the
same frequency as the bit rate of
C0-C39, and with an internal
frequency doubler, generates the
sampling clock to latch in
D0-D19, DAV*, CAV*, and FLAG.
STRBIN is also used to toggle the
2:1 multiplexer, and is fed into
the flag input to signify the two
frames. The setup and hold times
are referenced to 1/2 frame
period plus 4 ns of D0-D19, or 90
degrees, from the edges of
STRBIN. The multiplexer delay,
tmux, should be considered for
timing margins. The STRBOUT is
derived from the internal
sampling clock, and thus has a
frequency double that of STRBIN.
The falling edge of STRBOUT
appears after the rising and
falling edges of STRBIN after a
delay of Tstrb. Other interlacing
techniques can also be achieved
with edge-triggered latches for
improved timing margins.
In the Rx side, the frame D0-D19
are demultiplexed back to the
original C0-C19, and C20-C39
frames with the use of external
edge-triggered flip-flops. The
toggle clock of the flip-flops,
RCLK, is derived by the state of
the FLAG bit. RCLK toggles with
the rising edge of STRBOUT with
a delay of tda. The two frames
appear with the rising and falling
edges of RCLK with a delay of tdb.
All of the synchronous outputs
and state machine outputs appear
after the falling edge of STRBOUT
with delays of td1 and td2,
respectively.
The lower frame of C0-C19 can
be delayed further with additional
latches so that both C0-C19 and
C20-C39 frames are synchronous.
Supply Bypassing and
Integrator Capacitor
Figure 20 shows the location of
the PLL integrator capacitors,
power supply capacitors and
required grounding for the Tx and
Rx chips.




























ts = SETUP TIME
th = HOLD TIME
tstrb = STRBIN TO STRBOUT DELAY
tmux = 2:1 MULTIPLEXER DELAY
td1 = STRBOUT TO SYNCHRONOUS OUTPUTS DELAY
td2 = STRBOUT TO STATE MACHINE OUTPUTS DELAY
tda = STRBOUT TO RCLK DELAY



































The integrating capacitors (C2)
are required by both the Tx and
Rx to function properly. These
caps are used by the PLL for
frequency and phase lock and
directly set the stability and
lockup times. The designed value
of C2 is 0.1 µF, with a tolerance
of ± 10%. The internal charging
currents are scaled with the DIV0
and DIV1 settings such that the
same capacitor value works with
all four frequency bands. Larger
values of C2 improve jitter
performance, but extend the
lockup times.
Power Supply Bypassing and
Grounding
The G-Link chip set has been
tested to work well with a single
power plane, assuming that it is a
fairly clean power plane. Thus, all
of the separate power supplies
(VCC, and VCC_TTL) can be
connected onto this plane. The
bypassing of VCC to ground
should be accomplished with a
capacitor (C1) of 0.1 µF.
In some instances, if the VCO of
either the Tx or the Rx are at the
extreme high end, the frequency
of STRBOUT exceeds the maxi-
mum frequency allowed by the
hosts. In this case, it is recom-
mended that a diode clamp, D1,
be used across the integrating cap
C2, such that the upper frequency
Figure 20a. HDMP-1022 (Tx) Power Supply Bypass.









































































that the unused differential inputs
be terminated with 50 Ω. The
O-BLL output cell is designed to
deliver PECL levels directly into
an AC-coupled 50 Ω load. The
output impedance is matched to
50 Ω with a VSWR of less than
2:1 to above 2 GHz. This output is
ideal for driving the I-H50 input
through a 50 Ω cable and a 0.1
uF coupling capacitor. The O-BLL
driver can also be connected
directly into a high speed 50 Ω
oscilloscope. For optimum
performance, both outputs should
see the same impedance. It is
necessary that all used O-BLL
outputs be terminated into 50 Ω.
Figure 23 shows various methods
of interfacing O-BLL to I-H50 and
standard PECL logic.
is limited. The typical swing of C2
is ± 0.8 volts, and thus, the
clamping diode should have a
turn-on voltage below 0.8 V, such
as with germanium or Schottky
diodes. This will vary with each
application. This diode will also
aid the Tx and Rx in the initial
frequency lock-in process.
Electrical Connections
The electrical I/Os for both the Tx
and Rx are shown in Figures 20-
21. The data sheet uses the
prefix, I and O, on the logic type
in order to identify input and
output lines respectively.
Additional information on pin
names and their functions can be
found in the data sheet under
Tx / Rx I/O Definitions.
I-TTL and O-TTL
These I/O pins are TTL-
compatible. A simplified
schematic diagram of I/O cell is
shown in Figures 21.
High Speed Interface: I-H50 &
O-BLL
The simplified schematic
diagrams of I-H50 and O-BLL is
are shown in Figure 22. The
I-H50 input cell has internal 50 Ω
resistors built into the differential
input lines. The termination is
connected via VCC_HS which
isolates the high speed supply
currents from the internal
supplies. The DC level for the
inputs is at VCC. Since all of the
high speed inputs into G-Link do
not have a DC component, it is
recommended that I-H50 inputs
be AC coupled with a 0.1 µF
capacitor. It is also recommended













Figure 22. I-H50 and O-BLL Simplified Circuit Schematic.
Mode Options
G-Link has several option pins
which set the modes of operation.
Common to both the Tx and the
Rx are M20SEL, DIV0, and DIV1,
FLAGSEL, and LOOPEN. Local to
the Tx are MDFSEL, EHCLKSEL,
and HCLKON. Local to the Rx are
EQEN and TCLKSEL. These pins
are all I-TTL, and can be set as
described below.
M20SEL sets the width of the
frame to 16/20 bits.
DIV1 / DIV0 sets the frequency
bands of operation. Refer to the
Setting the Operating Data Rate
Range section for frequency band
selection. It is recommended that
applications near the ends of the
bands have jumpers for DIV0 and
DIV1 inputs, so that the board can
accommodate possible lot-to-lot
band variations over the life of the
board design.
FLAGSEL selects whether the flag
bit is reserved for error detection
by the link, or used as an extra bit
available for the user.
LOOPEN selects whether the
normal data (DIN/ DIN*) or the
loop back data (LIN/ LIN*) are
used.
MDFSEL selects the Tx single or
double frame modes.
ECHKSEL selects whether to lock
onto a frame-rate clock at
STRBIN or to use this clock as the
high speed clock and bypass the
PLL in the Tx. This input is used
mainly for testing, and should be
normally set low.
HCLKON turns on the high speed
serial clock outputs of the Tx.
This option was added to
conserve power.
EQEN disables or enables the
data equalizer in the Rx for cable
applications.
TCLKSEL selects the clock source
from either the serial data stream
or from the TCLK inputs for the
Rx. This input is for testing only,
and should normally be set low.
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Figure 23.  Methods of Interfacing O-BLL and I-H50.
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E) DRIVING THE Rx INPUT FROM A PECL INPUT
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